1 Arts and Literature positions at Ecole Centrale de Lyon in phd

PhD Ferroelectric Transistors (FeFET) Aware Logic Synthesis

needed refined on available data on FeFET/FeMFET from the literature. As an outcome, this task will deliver n- and p-type FeFET unit cells with calibrated model cards accounting for realistic programming